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Abstract: In a low-cost integrated circuit (IC) chip, the packaging cost is a considerable portion of the total manufacturing cost of the chip. As the packaging cost is directly related to the total number of I/O pins, it is highly desirable to
minimize the number of I/O pins while maintaining the same functionality. We propose a capacitive sensor that supports
multiple touch switches with only two IC pins. The electrode plates of the touch switches are placed at the ends of a
resistor string and between every two adjacent resistors in the resistor string. The proposed method measures rise times
at each side of the resistor string while driving the opposite side. The capacitive sensor can recognize an electrode plate
contacted by a finger using the two rise times and the proposed rise time model. Experimental results with four touch
plates show that the proposed capacitive sensor gives 181 fF resolution and can handle four touch switches.
Key words: Capacitive sensor, capacitive touch switch, pin eﬃciency, resistor string

1. Introduction
Capacitive touch switches are widely used in many electronic devices such as MP3 players, TVs, computers,
lamps, and wall switches because they give a soft touch feeling and allow the design of slim products [1].
A capacitive touch switch is an application of a capacitive sensor that converts capacitance to voltage
[2–5], frequency [6,7], or time [1,8–11] and then measures the converted values. A capacitive touch switch
measures the capacitance induced between a finger and an electrode plate, and then determines if the finger
touched the plate [10]. A simple but eﬀective way to measure capacitance is to measure the rise time of the
voltage across the capacitance while it is being charged [1,10,11].
In a low-cost integrated circuit (IC) chip, the packaging cost consumes a considerable portion of the total
manufacturing cost of the chip. The packaging cost is directly related to the total number of IC pins. Thus,
to reduce the total number of IC pins while maintaining the same functionality, i.e. to increase the eﬃciency
of the IC pins, it is quite important to reduce the manufacturing cost of the IC chip. The eﬃciency of a pin is
defined as the inverse of the average number of pins needed to implement a functional block. The pin eﬃciency
of commercial or previous capacitive touch switches [1,10] is less than or equal to one.
Touch screen technology measures the capacitance induced by a finger and a touch panel and then
determines the position on the panel that was touched by the finger. The electrodes on a touch screen are usually
arranged as a layer of rows and a layer of columns [12]. When a finger comes close to the intersection of two
electrodes, a mutual capacitance is induced between the electrodes, wherein the induced mutual capacitance is
about several femtofarads [13]. A touch screen read-out circuit measures the induced capacitance and determines
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the touch positions. A touch screen read-out circuit should have the ability to measure a very small capacitance
in a high-level noise environment, wherein the noise comes from the display panel while driving the display
panel [14]. Thus, touch screen technology requires high precision capacitance measurement circuits working in
a high-level noise environment [13,15].
In a touch switch, the induced capacitance between a finger and a plate is on the order of a few picofarads
and the noise level is not as high as for much of the touch screen because a touch switch does not have a display
panel. Thus, touch screen technology is an expensive and inappropriate solution for touch switch applications,
although the technology is highly advanced and could potentially be applicable.
An RC bridge-type capacitive touch switch was proposed in [10] and consists of two touch electrode
plates and one resistor between the plates, as shown in Figure 1. In the figure, CS is the capacitance induced
by a finger and a plate. There are also parasitic capacitances CP 0 and CP 1 at nodes 0 and 1, respectively.
This method measures the rise times at each node while driving the opposite node, and then utilizes the ratio
of the two rise times.

CS
plate1

plate0

NL[n-1:0]

CP0 CP1

SW1

Measurement
of rise time

Node 1

R

SW3

+
-

+
-

VTH

VOUT1

VDD

Node 0

VOUT0

SW0

SW2
VDD

Measurement
of rise time NR[n-1:0]

VTH
Figure 1. RC bridge-type capacitive touch switch in [10].

The method in Figure 1 initializes capacitance CS and parasitic capacitances CP 0 and CP 1 using switches
SW 1 and SW 3, and then measures rise time tR at node 1 while driving node 0 with VDD using switch SW 0.
This method also measures rise time tL at node 0 using a similar procedure. The ratio of the two rise times is
expressed as in Eq. (1), where k1 = ln ( VDD / (VDD − VT H )) :
tL
k1 RC P 0
CP 0
NL
=
=
≈
tR k1 R(CP 1 +CS ) CP 1 +CS NR

(1)

The values of NL and NR , shown in Figure 1, are the measured values in digital form of the rise times tL and
tR , respectively. A simple method to measure rise time in digital form is to use a digital counter [10]. A more
accurate rise time measurement based on multiphase clock signals is proposed in [1].
We propose a capacitive sensor that improves the eﬃciency of the pin by implementing multiple touch
switches with only two IC pins. The electrode plates of the switches are placed at both ends of a resistor string
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and between every two adjacent resistors in the resistor string. The structure of the proposed method is the
same as that shown in Figure 1, except the resistor is replaced with a resistor string. The proposed method also
measures rise times tL and tR , as in the previous method [1,10]. The ratio of the two rise times is also used
to determine the position of the induced capacitance if there is no parasitic capacitance. However, parasitic
capacitances are unavoidable, and they prohibit the ratio of the two rise times from directly being applied to
find the position of the induced capacitance.
We propose a simple rise time model based on the Elmore delay model [16], wherein the rise time is
approximately expressed by two terms. One term is due to parasitic capacitances and the other is due to the
induced capacitance. The eﬀect of the parasitic capacitances can be removed by subtracting the amount of time
due to the parasitic capacitances from the measured rise time. Even though this approximate model is simple,
it gives relatively high accuracy. Simulation results show that this model gives an error of only 0.15% using the
proposed circuit.
The proposed method was implemented with four touch plates and the performance of the method was
measured. The experimental results show that the proposed capacitive sensor gives a 181 fF resolution and can
handle four touch switches.
The remainder of this paper is organized as follows. Section 2 describes the basic idea of the proposed
capacitive sensor. Section 3 describes the proposed method considering parasitic capacitances. Section 4
discusses our experimental results, and Section 5 concludes the paper.
2. Basic idea of the proposed capacitive sensor
The proposed capacitive sensor is shown in Figure 2, where CS is the capacitance induced by a plate and a
finger, and CP 0 , CP 1 , CP 2 , and CP 3 are the parasitic capacitances at nodes 0, 1, 2, and 3, respectively. This
structure can be easily extended to support ( n + 1) touch switches using n resistors. In this case, the eﬃciency
of the pin becomes ( n + 1) / 2 because two IC pins are required to implement (n + 1) touch switches.
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Figure 2. Proposed capacitive sensor with four electrode plates.
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The proposed method initializes all capacitors to zero voltage by using switches SW 1 and SW 3, and then
it measures rise time tR at node 3 until the voltage of node 3 reaches a threshold voltage VT H while charging
capacitors using switch SW 0. The method also measures rise time tL at node 0 with a similar procedure. The
rise times tL and tR are used to find the position of the induced capacitance.
Now we assume that the parasitic capacitances are all zero, and all the resistors have the same resistance
R in Figure 2. The rise times become tL = k1 RC S and tR = 2 k1 RC S if the induced capacitor CS is at
node 2, as shown in Figure 2. If the induced capacitor is at node i , where i = 0–3, then tL = (3 −i)k1 RC S
and tR = ik1 RC S . The sum of the two rise times is always the same as tL + tR = 3 k1 RC S regardless of the
position of CS . The rise times are summarized in Table 1, where each column has the node name where CS is
placed, the rise time tL , the rise time tR , and the sum of the two rise times.
Table 1. Rise times tL and tR when all parasitic capacitances are zero.

Position of CS
tL
tR
tL + tR

Node 0
3k1 RC S
0
3k1 RC S

Node 1
2k1 RC S
k1 RC S
3k1 RC S

Node 2
k1 RC S
2k1 RC S
3k1 RC S

Node 3
0
3k1 RC S
3k1 RC S

The rise times tL and tR are plotted in 2-D space, as shown in Figure 3, where four lines represent the
cases where CS is at nodes 0 to 3, respectively. When CS is decreased, the corresponding points move toward
the origin. The slope of each line does not depend on the value of CS ; rather, it depends on the position of CS .

tL
When CS is at node 0
When CS is at node 1
(0, 3kRCS)

θ1 = 26.6°

When CS is at node 2
(kRCS, 2kRCS)
θ2 = 36.9°
(2kRCS, kRCS)
θ3 = 26.6°

When CS is at node 3

tR

(3 kRCS, 0)

Figure 3. Plot of ( tR , tL ) in 2-D space.

The proposed basic algorithm is shown in Algorithm 1. The threshold angles are defined as θT H (0) = θ1
/ 2 + θ2 + θ3 , θT H (1) = θ2 / 2 + θ3 , and θT H (2) = θ3 / 2, where θ1 , θ2 and θ3 are the angles between the
adjacent lines shown in Figure 3. The algorithm returns the plate number contacted with a finger, and returns
–1 if none are contacted. In step 1, the algorithm measures two rise times, tL and tR , and then determines
whether the induced capacitance is greater than or equal to the smallest detectable capacitance by comparing
the sum of the two rise times and a threshold value λ in step 2. In step 3, the algorithm finds the position of
CS and then returns the number.
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Algorithm 1. Proposed basic algorithm
1 Measure rise times tL and tR ;
2 if (tL + tR < λ), return –1;
3 for (i = 0; i < 3; i = i + 1)
if

tL
tR > tan(θT H

(i) ), return i ;

return 3;
The algorithm is based on the fact that the slopes of the lines only depend on the position of CS . This
fact is no more valid if all the parasitic capacitances are not zero. Parasitic capacitances are unavoidable in
a capacitive sensor; thus, the algorithm cannot be directly applied without removing the eﬀects of parasitic
capacitances.
3. Proposed method considering parasitic capacitance
3.1. Proposed rise time model
The Elmore delay model [16] is a simple and fast method used to approximately calculate delays in a verylarge-scale integration (VLSI) circuit design area. The concepts of rise time and delay time are the same in an
RC circuit except for the threshold voltage. The delay time is defined as the time interval until the output of
the RC network reaches 0.5 VDD from zero. Thus, we can approximate the rise time using the Elmore delay
model as follows:
∑
tr =k
Ris Ci ,
(2)
i

where k is a constant determined by simulation, Ris is the summed resistance from point i to the power or
ground, and Ci is the capacitance at point i .
Now we can express rise times tL and tR as in Eqs. (3) and (4), respectively, using the approximate rise
time model when CS is at node 2, as shown in Figure 2:
tL

=

3kRC P 0 + 2kRC P 1 + kR(CP 2 + CS )

= kR(3CP 0 + 2CP 1 + CP 2 ) + kRC S
= tL0 + kRC S ,
tR

(3)

= kRC P 1 + 2kR(CP 2 + CS ) + 3kRC P 3
= kR(CP 1 + 2CP 2 + 3CP 3 ) + 2kRC S
= tR0 + 2kRC S ,

(4)

where tL0 and tR0 are rise times tL and tR when CS is zero, respectively. In Eqs. (3) and (4), the rise times
tL and tR consist of two parts: one part is due to the induced capacitance, and the other part is due to the
parasitic capacitances. The rise times tL and tR are calculated with the rise time model and are summarized
in Table 2.
Table 2. The rise times tL and tR expressed using the proposed rise time model.

Position of CS
tL
tR
1330

node 0
tL0 + 3kRC S
tR0

node 1
tL0 + 2kRC S
tR0 + kRC S

node 2
tL0 + kRC S
tR0 + 2kRC S

node 3
tL0
tR0 + 3kRC S

SEONG/Turk J Elec Eng & Comp Sci

The adjusted rise times t′L and t′R are defined as in Eqs. (5) and (6), respectively:
t′L = tL − tL0 ,

(5)

t′R = tR − tR0 .

(6)

From Table 2 and Eqs. (5) and (6), we can remove the eﬀects of parasitic capacitances and use the basic
algorithm shown in Algorithm 1.
3.2. Analysis of the proposed rise time model
We demonstrate the accuracy of the proposed rise time model using simulation, where R = 100 K Ω , CP 0 = CP 1
= CP 2 = CP 3 = 100 pF, VT H = 0.8 VDD , and the range of CS is 0 to 10 pF. We can express four lines of tL
versusCS as in Eq. (7) from Table 2, where all lines pass the same y -intercept tL0 :
tL

= tL0 + 3kRC S if CS is at node 0;

tL

= tL0 + 2kRC S if CS is at node 1;

tL

= tL0 + kRC S if CS is at node 2; and

tL

= tL0 if CS is at node 3.

(7)

Figure 4 shows graphs of tL versus CS . The lines on the circles are drawn based on exact solutions obtained
using simulation. The lines pass the same y -intercept, whose value is 91.33. The dashed lines on the triangles
are drawn based on the proposed rise time model and pass the y -intercept tL0 . Since these two y -intercept
values are the same, k becomes 1.52. In the range of CS , the maximum error rate is 0.15% when a CS of 10
pF is at node 2, where the error is 0.1382 µ s and the exact rise time is 92.714 µ s.
5
When CS is at node 0

Exact solution
Approximate solution

4.5
4

97

When CS is at node 1

3
When CS is at node 1

2.5

'

95
tL ( µs )

3.5

When CS is at node 0

tL ( µs )

Exact solution
Approximate solution

96

2

94

When CS is at node 2

When CS is at node 2

93

1.5
1

92

0.5
When CS is at node 3

91

When CS is at node 3

0

0

2

4

6
CS (pF)

8

10

12

Figure 4. Rise time tL versus induced capacitance CS .
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0.5

1

1.5

2

2.5
3
t'R (µs)

3.5

4

4.5

5

Figure 5. Plot of ( t′R , t′L ) in 2-D space.

Figure 5 shows the adjusted rise time pair t′L and t′R , where four groups of lines represent the cases where
CS is at node 0 to node 3. The lines on circles are drawn with exact solutions obtained from simulation, and the
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dashed lines on triangles are drawn with approximate solutions obtained using the proposed rise time model.
When CS is at node 0 or 3, the lines and the dashed lines have the same direction but diﬀerent magnitudes.
When CS is at node 1 or 2, the dashed lines have errors of direction and magnitude. However, the shape of the
dashed lines is quite similar to that of the lines in terms of angle and magnitude.
Figure 6 shows the graphs of t′L +t′R versus CS , where the line on the circles represents the exact solution
when CS is at node 0 or node 3. The line on the squares represents the exact solution when CS is at node
1 or 2. The dashed line on the triangles represents the approximate solution obtained with the approximate
rise time model. The approximate solution of t′L + t′R only depends on the value of CS . However, the exact
solutions of t′L + t′R depend on both the value and position of CS . The largest error rate of t′L + t′R is 3.4%
when CS of 3 pF occurs at node 1 or 2. In the basic algorithm, the sum of the rise times was used to determine
whether a finger touches a plate, but the exact solution of t′L + t′R implies that we should consider the position
of CS as well as the sum of the adjusted rise times when deciding whether or not a finger touches a plate.
Figure 7 shows the angles of the rise time pair t′L and t′R versus CS , where the line on the circles
represents the exact solution and the dashed line on the triangles represents the approximate solution obtained
with the approximate rise time model when CS is at node 1. This figure shows that the angle obtained with
the exact solution is changing with the variation of C S , while the angle with the approximate solution is not
changing. However, the largest error angle is 2.39 ◦ when CS is 8 pF.
5

66
Exact Solution when CS is at node 0 or node 3
Approximate solution
Exact Solution when CS is at node 1 or node 2

4.5

65.5

tan ( tL / tR ) ( degree )

4

3

Exact solution

65
64.5

'

2.5

'

'

2

–1

'

tL+tR (μs)

3.5

1.5
1

64
Approximate solution

63.5

0.5
0

0

1

2

3

4

5
6
CS (pF)

7

Figure 6. t′L + t′R versus CS .

8

9
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63

1

2

3

4

5

6

7

8

9

10

CS (pF)

Figure 7. Angles versus CS when CS is at node 1.

3.3. Proposed algorithm
The proposed algorithm is shown in Algorithm 2, where NL and NR are measured values of tL and tR in
digital form. We define E(NL0 ) and E(NR0 ) as the average values of NL and NR when CS is zero. In step 1,
the proposed method measures rise times NL and NR using the method in [1]. In step 2, the algorithm removes
the eﬀect of parasitic capacitances by subtracting E(NL0 ) and E(NR0 ) from NL and NR , respectively.
In Section 2, we described how the basic algorithm checks whether a finger touches a plate with the
assumption that the sum of the two rise times only depends on the value of CS . However, in Section 3.2, the
sum of the two adjusted rise times, t′L + t′R , depends on both the value of CS and the position of CS . Thus,
the proposed algorithm finds the position of CS and then determines if the plate is touched by a finger.
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Algorithm 2. Proposed algorithm
1 Measure rise times NL and NR ;
2

NL′ = NL – E(NL0 );
NR′ = NR – E(NR0 ) ;

3

p = 0;
for ( i = 0; i < 3; i = i + 1)
If

′
NL
′ < tan(θT H
NR

(i) ), p = i + 1;

4 if (NL′ + NR′ < Nλ (p) ) return –1;
else return p ;
In step 3, the proposed algorithm finds the position of CS . In step 4, the algorithm determines whether
a finger touches the plate found in step 3 by comparing the sum of the adjusted rise times and a threshold value
Nλ (p) , where p is the position of CS .

4. Experimental results
A diagram and a photo of the experimental setup are shown in Figures 8 and 9, respectively. The proposed
capacitive sensor with four touch switches was implemented on a field-programmable gate array (FPGA) except
for the switches, comparators, resistor string, and some part of the rise time measurement circuit; these were
implemented with discrete parts. The microcontroller unit (MCU) on the board controls the capacitive sensor
and reads out the measured rise times via an inter-integrated circuit (I2C) interface. The measured rise times are
then transferred to a PC for processing. The rise time measurement block, shown in Figure 2, was implemented
with a method using multiphase clock signals [1]. In this experiment, 10-phase clock signals at 10 MHz were
used. The resistance value of the resistor string was 100 KΩ , and CS ranged from 0 to 10 pF with about a 1
pF step.

FPGA

discrete
components
(switches &
comparators)

I2C
interface

resistor string
and plates

USB
interface
MCU

PC

Figure 8. Diagram of the experimental setup.

The measured values of NL and NR are plotted in 2-D space in Figure 10, where each point is the
average value of 4000 measurements. The average values of NL and NR when CS is zero are NL0 = 52.60 and
NR0 = 55.13, respectively. The values of NL0 and NR0 are not the same because the parasitic capacitances
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at each node are not the same, and the resistances of the resistors in the resistor string do not match exactly.
The four longest points from (NR0 , NL0 ) at each line were measured when CS was 10 pF.

Figure 9. Photo of the experimental setup.

Figure 11 shows plots of adjusted rise times in 2-D space, where each point was obtained by subtracting
NL0 and NR0 from the measured rise times NL and NR , respectively. The proposed algorithm is based on
the assumption that the angles of the lines only depend on the position of CS , and not the value of CS . This
experimental result shows that this assumption is quite reasonable.
Figure 12 shows the plots of the sum of the adjusted rise times NL′ and NR′ . In the approximate rise
time model, the sum of the adjusted rise times t′L and t′R are always the same for a given value of CS , but the
simulation result showed that the sum is not always same. Figure 12 shows that NL′ + NR′ depends on the
position of CS as well as on the value of CS . The proposed algorithm shown in Algorithm 2 can cover this
experimental result with diﬀerent threshold values of Nλ (p) for each node p , where p = 0 to 3. The algorithm
determines whether CS is larger than the smallest detectable capacitance by comparing NL′ + NR′ and the
threshold value Nλ (p).
Figure 13 shows the angles of the lines in Figure 11. The average values of θ1 , θ2 , and θ3 are 28.9 ◦ ,
31.5 ◦ , and 28.6 ◦ , respectively. When the value of CS is large, the graphs show stable results, but when CS is
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small, the lines on the triangles and squares move slightly upward. However, when CS = 1 pF, the angles θ1 ,
θ2 , and θ3 are 25.4 ◦ , 33.2 ◦ , and 31.0 ◦ , respectively, which is also applicable to the proposed algorithm.
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Figure 11. Plot of adjusted rise times NL′ and NR ′ .

Figure 10. Plot of rise times NL and NR .
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Figure 13. Angles of adjusted rise times versus CS .

Now we will show the resolution of the proposed capacitive sensor. Figure 14 shows the sum of two
measured rise times, NL and NR , versus the induced parasitic capacitance CS when CS is at node 0. The
slope of the regression line obtained with the average values is 2.318 cycles/pF, and the maximum standard
deviation is 0.4185 clocks/pF in this region. Thus, the resolution, which is defined as the maximum standard
deviation over the slope of the graph, becomes 181 fF. In the same way, we measured resolutions when CS was
at nodes 1, 2, or 3: these are 139, 46, and 76 fF, respectively. Thus, the resolution of the capacitive sensor
becomes 181 fF in the worst case.
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Figure 14. Graph for obtaining resolution when CS is at node 0.

The proposed method was compared to the two previous works described in [10] and [1]. The summary
of the comparison is shown in Table 3. The main focus of this study was to implement multiple touch switches
using only two IC pins; thus, the pin eﬃciency is improved. In the experiment, the pin eﬃciency of the
proposed method becomes two because four touch switches were implemented using two IC pins. However, the
pin eﬃciency of the previous works is one. The rise time measurement method using multiphase clock signals
[1] was applied to the proposed method, in which 10-phase clock signals were used. However, the previous
work in [10] used a digital counter with a single clock to measure the rise time. The multiphase clock signals,
which have the same frequency and are evenly spaced, give multiple rising edges within a clock cycle. Thus,
it is possible to measure a rise time more accurately than with an existing single clock-based method. The
resolution of a capacitive sensor is defined as the smallest detectable capacitance change. The resolutions of
the proposed method and the work described in [1] are much better than that of the work in [10], because they
use a more precise rise time measurement method based on multiphase clock signals compared to the other
method’s rise time measurement method. The resolution of the proposed method is not as good as that of
the method described in [1] because the proposed method uses a resister string that generates more thermal
noise. However, the resolution of the proposed method is still applicable to touch switch applications because
the induced capacitance between a finger and a plate is on the order of a few picofarads and the resolution of
the proposed method is 181 fF.
Table 3. Comparison of the proposed method and previous works.

Pin eﬃciency
Rise time
measurement method
Resolution

Ref. [10]
1
Simple digital
counter
754 fF

Ref. [1]
1
Based on
multiphase clocks
118 fF

Proposed method
2
Based on
181 fF

5. Conclusion
We propose a capacitive sensor that supports multiple touch switches with only two IC pins. The proposed
method removes the eﬀect of parasitic capacitance based on the proposed rise time model. In the model, the
rise time is approximately expressed as two terms: one is due to parasitic capacitance and the other is due
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to the capacitance induced by a finger and a plate. After removing the eﬀect of parasitic capacitances, the
ratio of the two rise times does not depend on the value of the induced capacitance. Rather, it depends on the
position of the plate touched by a finger. The proposed method with four touch plates was implemented and
the performance was measured. Our experimental results showed that the proposed capacitive sensor gives a
resolution of 181 fF and can handle four touch switches.
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